Skip to content
View asdshawn's full-sized avatar

Highlights

  • Pro

Block or report asdshawn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 2024-NTU-CVSD 2024-NTU-CVSD Public

    Class materials and assignments from the Computer-aided Vlsi System Design.

    Verilog 2 1

  2. 2024-NTU-ICDLab 2024-NTU-ICDLab Public

    Class materials and assignments from the Integrated Circuit Design Laboratory (ICDLab).

    Verilog 1

  3. 2024-NTU-ICD 2024-NTU-ICD Public

    Class materials and assignments from the Integrated Circuit Design (ICD).

    Verilog

  4. 2024-NTU-AAHLS 2024-NTU-AAHLS Public

    Welcome to the "Special Project on Application Acceleration with High-Level-Synthesis" course.

    VHDL

  5. 2025-NTU-CV-SLAM3R 2025-NTU-CV-SLAM3R Public

    Forked from PKU-VCL-3DV/SLAM3R

    Docker-based SLAM3R.

    Python

  6. BLM-1T1R-Array-Sim BLM-1T1R-Array-Sim Public

    A physics-based simulation of a 2x2 1T1R Bipolar Liquid Memory (BLM) array using Verilog-A and ngspice. Fully containerized with Docker for one-click deployment and waveform plotting.

    SourcePawn