Skip to content
View logicia32's full-sized avatar

Block or report logicia32

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. router-arena router-arena Public

    A benchmark stadium where PCB autorouters race — bring your own router, run on standard problems, get a leaderboard.

    Python 1

  2. lab-pcb-series-resistor lab-pcb-series-resistor Public

    1D telegrapher's-equation experiment: source-series-termination resistor on a microcontroller output. Third book of lab-pcb-physics.

    Python 1

  3. lab-z80 lab-z80 Public

    Running the Z80 from power-on 0x0000 to C's printf, on SDCC + ucsim_z80 — hands-on experiment notes (EN + 日本語).

  4. z80-parallel-pi z80-parallel-pi Public

    Computing π in fixed-point on an 8-bit Z80 (no FPU), then wiring 1–4 of them together to measure what parallelizes and what doesn't — trapezoid/Simpson/Newton across distributed- and shared-memory …

    C

  5. lab-circuit-python lab-circuit-python Public

    Python で電子回路を書き、組み、SPICE で解く小さな練習場。4 次 Butterworth AAF を E12 / E24 で設計するヘルパ同梱。

  6. lab-hdl-cosim lab-hdl-cosim Public

    同じ RTL を RTL/合成後/配置配線後(セル実遅延)の3段で見比べる OSS FPGA ラボ。題材は非同期入力の取り込みと同期化FFのMTBF。iverilog / yosys / nextpnr-ice40(iCE40)

    Python