Skip to content
View phyzhenli's full-sized avatar

Block or report phyzhenli

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AM AM Public

    Verilog 4 2

  2. abc-agdmap abc-agdmap Public

    ABC: System for Sequential Logic Synthesis and Formal Verification, Agdmap

    C 4

  3. AMG AMG Public

    Verilog 3 1

  4. Simon_Verilog Simon_Verilog Public

    Simon Cipher verilog/system verilog code.

    SystemVerilog 2

  5. DRiLLS DRiLLS Public

    Forked from scale-lab/DRiLLS

    DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)

    Python 2

  6. rl_logic_synthesis rl_logic_synthesis Public

    Python 2 3