GitHub - sepantagh/Computer-Architecture: Computer Architecture projects in Verilog HDL: custom datapath & controller designs, Single-Cycle RISC-V CPU, Multi-Cycle processor, and a 5-Stage Pipelined RISC-V core with hazard handling. · GitHub

Name		Name	Last commit message	Last commit date
CA1		CA1
CA2		CA2
CA3		CA3
CA4		CA4
.gitignore		.gitignore
README.md		README.md

Repository files navigation

Computer Architecture projects by sadegh and sepanta

About

Computer Architecture projects in Verilog HDL: custom datapath & controller designs, Single-Cycle RISC-V CPU, Multi-Cycle processor, and a 5-Stage Pipelined RISC-V core with hazard handling.

computer-architecture

0 stars

1 watching

Report repository

Releases

Packages

Contributors

Languages