Skip to content
View sskonda's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report sskonda

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FPGA-Accelerated-Autonomous-Rover FPGA-Accelerated-Autonomous-Rover Public

    Autonomous FPGA-based mobile robot that follows lanes, detects obstacles, locates its charging dock, drives to it when battery is low, and wirelessly recharges.

    C 5

  2. Hexapod-Robot Hexapod-Robot Public

    Search-and-rescue inspired ROS 2 hexapod that maps unknown spaces, navigates mazes, and uses onboard vision for face detection.

    Python 3

  3. AI-Inference-Accelerator-SoC AI-Inference-Accelerator-SoC Public

    SystemVerilog AI inference accelerator SoC featuring DMA-driven data movement, scratchpad memory, hardware command scheduling, vector/reduction/matrix accelerators, interrupts, performance counters…

    SystemVerilog 10

  4. Submarine-Swarm Submarine-Swarm Public

    Distributed autonomous submarine swarm platform combining a custom RTOS, ESP32/TM4C embedded systems, ROS2, BLE/optical communication, real-time telemetry, sensor fusion, and AWS IoT cloud infrastr…

    C

  5. Transformer-Oriented-GPU-Streaming-Multiprocessor Transformer-Oriented-GPU-Streaming-Multiprocessor Public

    Synthesizable SystemVerilog GPU streaming multiprocessor for transformer-oriented workloads, featuring SIMT warp scheduling, register scoreboarding, banked shared memory, asynchronous tile prefetch…

    SystemVerilog 3

  6. Pipelined-Dual-Edge-MIPS-Processor Pipelined-Dual-Edge-MIPS-Processor Public

    Full functionality of MIPS implemented in VHDL and SV pipelined and dual edged, with hazard protection.

    VHDL 1