Highlights
- Pro
Pinned Loading
-
FPGA-Accelerated-Autonomous-Rover
FPGA-Accelerated-Autonomous-Rover PublicAutonomous FPGA-based mobile robot that follows lanes, detects obstacles, locates its charging dock, drives to it when battery is low, and wirelessly recharges.
C 5
-
Hexapod-Robot
Hexapod-Robot PublicSearch-and-rescue inspired ROS 2 hexapod that maps unknown spaces, navigates mazes, and uses onboard vision for face detection.
Python 3
-
AI-Inference-Accelerator-SoC
AI-Inference-Accelerator-SoC PublicSystemVerilog AI inference accelerator SoC featuring DMA-driven data movement, scratchpad memory, hardware command scheduling, vector/reduction/matrix accelerators, interrupts, performance counters…
SystemVerilog 10
-
Submarine-Swarm
Submarine-Swarm PublicDistributed autonomous submarine swarm platform combining a custom RTOS, ESP32/TM4C embedded systems, ROS2, BLE/optical communication, real-time telemetry, sensor fusion, and AWS IoT cloud infrastr…
C
-
Transformer-Oriented-GPU-Streaming-Multiprocessor
Transformer-Oriented-GPU-Streaming-Multiprocessor PublicSynthesizable SystemVerilog GPU streaming multiprocessor for transformer-oriented workloads, featuring SIMT warp scheduling, register scoreboarding, banked shared memory, asynchronous tile prefetch…
SystemVerilog 3
-
Pipelined-Dual-Edge-MIPS-Processor
Pipelined-Dual-Edge-MIPS-Processor PublicFull functionality of MIPS implemented in VHDL and SV pipelined and dual edged, with hazard protection.
VHDL 1
If the problem persists, check the GitHub status page or contact support.