asic-alternative

Here is 1 public repository matching this topic...

Jokejoker-designer / QUAN-NATIVE-AI

QUAN NATIVE AI — Astra Native AI on Digilent Arty A7-100T. FPGA retrieve, learn, generate. Public RTL, contracts, closeouts, and audit trail for independent AI review.

fpga verilog xilinx systemverilog artix-7 native-ai asic-alternative

Updated Sep 11, 2026
SystemVerilog

Add this topic to your repo

To associate your repository with the asic-alternative topic, visit your repo's landing page and select "manage topics."

Learn more