The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout design is done using Cadence Virtuoso’s ADE.
-
Updated
Mar 2, 2026
#
custom-ic
Here are 2 public repositories matching this topic...
Transistor-level 6T Static RAM Bitcell Full Custom Layout in Magic VLSI with Transient Read/Write Stability Analysis.
-
Updated
Aug 22, 2026
Add this topic to your repo
To associate your repository with the custom-ic topic, visit your repo's landing page and select "manage topics."