VHDL description of a 80x60 text mode displayer through a VGA port on a Digilent Nexys 3 board.
-
Updated
Oct 15, 2020 - VHDL
VHDL description of a 80x60 text mode displayer through a VGA port on a Digilent Nexys 3 board.
Verilog project for implementing matrix multiplication on spartan 6 nexys 3 FPGA.
Ce projet est un programme VHDL qui permet d'afficher les chiffres Hexadécimals (0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F)
To associate your repository with the nexys3 topic, visit your repo's landing page and select "manage topics."