Popular repositories Loading
-
Verilog-HDL
Verilog-HDL PublicA collection of Verilog HDL designs, testbenches, and simulation waveforms for Digital VLSI and RTL Design practice.
Verilog
-
parameterized-alu-verilog
parameterized-alu-verilog PublicParameterized ALU in Verilog HDL with comprehensive testbench and waveform verification.
Verilog
-
parameterized_register_file
parameterized_register_file PublicA parameterized Verilog Register File featuring synchronous write, dual asynchronous read ports, configurable data width and memory depth, along with a comprehensive testbench for functional verifi…
Verilog
-
student-performance-analytics
student-performance-analytics PublicAnalyzes student exam performance across demographics using SQL (joins, aggregations, ranking) and Python (MySQL connector, Matplotlib) to uncover trends in test preparation, parental education, an…
Python
If the problem persists, check the GitHub status page or contact support.