Skip to content
View Jim921214's full-sized avatar

Block or report Jim921214

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SoC_WinterLab SoC_WinterLab Public

    Here are some basics practices about Verilog code.

    Tcl

  2. SoC_Lab3 SoC_Lab3 Public

    FIR module

    Verilog

  3. ViT_TSP ViT_TSP Public

    C