Contents

1. leading one

2. pulse generator

3. parity generator

4. IIR

HLS design (C++) to Verilog
Each project contains three directories: hdl, xsim, project_cpp.